Functional Programming for Hardware Design: The Good, The Bad, The Ugly.

Carl Seger CSE, Chalmers

February 13, 2020

Outline

- Context of talk
- History of Voss/fl
- Using fl for HW design
- Conclusions
 - The Good
 - The Bad
 - The Ugly



Context

The Design Process at 10,000 ft



MAS: Micro-Architecture Specification RTL: Register-Transfer Language

This is the theory...

In Practice....



Validation



2) check that we did not make a mistake along the way

History of Voss/fl

Brief History

 Once upon a time (1990) at University of British Columbia there were:

a generalized symbolic simulator (symbolic trajectory evaluator - STE) written in C and highly optimized,

- a general purpose theorem prover (HOL), and
- two experts eyeing each other suspiciously.
- Heureka moment:
 - > Use STE as decision procedure for HOL
 - Needed to evaluate expressions
 - With Boolean expressions + quantification
- Birth of fl....

Brief History cont.

- Reality hits:
 - Very cumbersome to use.
 - Interacting through HOL, but all debugging happened down in fl
 - Started using fl by itself
 - Simple typos crashed the system \rightarrow type system \rightarrow full language
 - I embedded in the Voss system became very powerful for formal verification work.

Intel lost \$470 million in 1995 due to FDIV bug.

- "Invite" Carl to spend the summer at Intel...
- 25 years later...

The Four Phases of fl Usage

Phase 1: As Scripting & Implementation Language

- The STE engine needs to be controlled.
 - Usually differently for each hardware/proof effort.
- Integrating the Binary Decision Diagrams & SAT solver tightly into language makes
 - Creating custom decision procedures very easy
 - Makes debugging highly productive.
- An interpreted language is very helpful here
- Have complete control of the language allows rapid extensions and enhancements.

Phase 2: As Property Specification Language

- fl with BDDs started to look like a quite useful specification language.
- To make this even better, the language was extended to allow conditionals to be symbolic.
- Mechanisms for making it easy to create simple Domain Specific Languages for specification were also added

Example of Symbolic Conditional

| | VossII | V AX |
|--|---|------|
| File | Interrupt | Help |
| VARS c::bo : a:: : b:: : : c [c&a[it::b | <pre>"c a[3:0] b[3:0]"; ol bool list bool list => a b; 3] + c'&b[3],c&a[2] + c'&b[2],c&a[1] + c'&b[1],c&a[0] + c'&b[0]] ool list</pre> | |

Even in Control Structures...

| □ VossII | ▼ ∆ × |
|---|-------|
| File Interrupt | Help |
| <pre>letrec fac n = n <= '1 => int2bv 1 n*fac (n - '1);</pre> | A |
| Iac::bv->bv | |
| : IAC (INTZDV 5); | |
| <f,t,t,t,t,f,f,f></f,t,t,t,t,f,f,f> | |
| · by2int it. | |
| 120 | |
| it::int | |
| : cVARS "n[6:0]" "'0 <= n AND n < '16"; | |
| n::bv | |
| : : n; | |
| <f,n[3]_n,n[2]_n,n[1]_n,n[0]_n></f,n[3]_n,n[2]_n,n[1]_n,n[0]_n> | |
| it::bv | |
| : let res = fac n; | |
| res::bv | |
| : res <= n*n + '6; | |
| n[3]_n'&n[2]_n' | |
| it::bool | |
| : enumerate_examples 20 (depends res) it; | |
| - [2:0]0000 | |
| $n[3:0]_n=0000$ | |
| $n[3:0]_n=0001$ | |
| n[3.0] = 0.011 | |
| | |
| | |

Phase 3: As Term Language in a Theorem Prover

- HOL-Voss (separate theorem prover and model checker):
 - HOL provided TP, fl provided model checking capabilities
 - Very difficult to use, common case slow, overkill
- VossProver (deep embedding of logic in fl)
 - Easier to use, but still extra layer of interpretation
 - Very cumbersome to extend

Reflection

- Introduced reflection in fl so that fl programs can manipulate other fl programs.
- No overhead for end user, trivial to extend, some "noise" in the theorem proving from fl (e.g., print statements etc.)

Phase 4: As Hardware Modeling Language (HFL)

- Concise and very general.
- Strong type checking without much overhead
- Easily extensible
- Tightly integrated with the formal verification engine
 Allows: "Integrated Design and Verification"

Example of HFL

| □ VossII | $\nabla \Delta X$ |
|--------------------------------------|-------------------|
| File Interrupt | Help |
| TYPE "word" 16; | <u> </u> |
| | |
| : let collatz = | |
| bit_input cik. | |
| bit_input start. | |
| word_input t0. | |
| bit_output eq1. | |
| word_internal t newt. | |
| bit_internal is_even is_odd. | |
| CELL "collatz" [| |
| re_ff clk newt t, | |
| eq1 <- (t '=' '1), | |
| is_even <- ((t '%' '2) '=' '0), | |
| is_odd <- '~' is_even, | |
| CASE newt [| |
| start t0, | |
| eq1 t, | |
| is_odd ('3 '*' t '+' '1), | |
| is_even (t '/' '2) | |
|] t | |
| 1; | |
| collatz::bit->bit->word->bit->pexlif | |
| : | |
| | |

Example of HFL cont.



Circuit to evaluate the Collatz conjecture.

Deep Dive in Using fl

Example 1:

Symbolic Time Series Specification

Challenge

 Suppose you have been tasked to design a circuit that watches a (noisy) input signal and that needs to recognize certain patterns.

For example, if the input could look like:

| ra stwv_1 | |
|-----------|-------|
| | |
| | ~~~~~ |
| | |
| | ~~~~~ |
| | ~~~~ |
| | ~~~~~ |
| | |
| | × |

How do you write a spec?

DSL For Time Series: Datatype

| | VossII |
|-------|--|
| File | Interrupt |
| letty | <pre>be atom = STEADY {value::bv} {duration::bv} SLOPE {from_value::bv} {to_value::bv} {duration::bv} FOLLOWS {f::atom} {s::atom} COND {c::bool} {t::atom} {e::atom}</pre> |

Note use of bv (bitvectors) rather than ints.

A by is a dynamically growing list of bools used to represent a 2's complement number.

Symbolic if-then-else automatically adjust the size of a by so that the "then" and "else" by are structurally equal.

DSL Functions

Extensive use of overloading

let to_ii from_v to_v = (int2bv from_v, int2bv to_v); let to_ib from_v to_v = (int2bv from_v, {to_v::bv}); let to_bi from_v to_v = ({from_v::bv}, int2bv to_v): let to_bb from_v to_v = ({from_v::bv}, {to_v::bv}); overload --> to_ii to_ib to_bi to_bb; infix 5 -->;

let steady_ii value time = STEADY (int2bv value) (int2bv time)
let steady_bi value time = STEADY value (int2bv time)
let steady_ib value time = STEADY (int2bv value, time;
let steady_bb value time = STEADY value time;
overload for steady_ii steady_bi steady_ib steady_bb;
infix 4 for;

```
let slope_i (fv,tv) time = SLOPE fv tv (int2bv time);
let slope_b (fv,tv) time = SLOPE fv tv time;
overload duration slope_i slope_b;
infix 4 duration;
```

```
let >> 11 12 = FOLLOWS 11 12;
infix 3 >>;
```

```
let repeat_i al cnt = REPEAT (int2by_.nt) al;
let repeat_b al cnt = REPEAT cnt__r;
overload ^^ repeat_i repeat_b:
infix 6 ^^;
```

```
let second t = t;
postfix second;
```

```
let seconds t = t;
postfix seconds;
```

```
let If c = c;
let Else t e = (t,e);
let Then c (t,e) = COND c t e;
if_then_else_binder Then Else;
```

Extensive use of fixity declarations

Simple Example of Time Series

| | VossII | V | $ \Delta $ | \propto |
|-----|---|----------|------------|-----------|
| Fil | e Interrupt | | Help | p |
| let | s0 = | | | Ā |
| | (0 for 20 seconds $>$ | | | |
| | $0 \rightarrow 20$ duration 10 seconds >> | | | |
| | 20> 100 duration 5 seconds >> | | | |
| | 100 for 10 seconds >> | | | |
| | $\Lambda\Lambda^2 >>$ | | | |
| | 0 for 20 seconds | | | |
| ; | | | | |
| s0: | :atom | | | |

User Extensible Language....

```
let decay_fn n d from_v to_v =
    let ratio = (int2float n)/(int2float d) in
    let percent = int2bv (round (100.0 * (1.0 - exp (-3.0*ratio)))) then
    from v + ((to v - from v)*percent)/int2bv 100
let exp_decay {from_v::bv} {to_v::bv} {time::bv} =
    If(time <= `1) Then (SLOPE from v to v time) Else (
    If(time <= '2) Then (
            let mid_v = decay_fn 1 2 from_v to_v in
            (SLOPE from_v mid_v '1) >>
            (SLOPE mid_v to v '1)
    ) Else (
    Íf(time`<= '3) Then (
            let m13 = decay fn 1 3 from v to v in
            let m23 = decay fn 2 3 from v to v in
            (SLOPE from v \overline{m13} '1) >>
             (SLOPE m13 m23 '1) >>
             (SLOPE m23 to_v '1)
    ) Else (
     ...
    ) Else (
             let m18 = decay_fn 1 8 from_v to_v in
            let m28 = decay_fn 2 8 from_v to_v in
             let m38 = decay fn 3 8 from v to v in
            let m48 = decay fn 4 8 from v to v in
            let m58 = decay_fn 5 8 from_v to_v in
            let m68 = decay_fn 6 8 from_v to_v in
            let m78 = decay_fn 7 8 from_v to_v in
             let dur i =
                 (int2by i)*time/int2by 8 -
                 (int2bv (i-1))*time/int2bv 8
            in
             (SLOPE from v m18 (dur 1)) >>
             (SLOPE m18 m28
                            (dur 2)) >>
             (SLOPE m28 m38)
                             (dur 3)) >>
             (SLOPE m38 m48)
                             (dur 4)) >>
             (SLOPE m48 m58)
                             (dur 5)) >>
             (SLOPE m58 m68)
                             (dur 6)) >>
             (SLOPE m68 m78)
                             (dur 7)) >>
             (SLOPE m78 to v (dur 8))
    )))))))
```

More Complex Example of TS

```
File Interrupt Help benez help vil2 a v vil
```

DSL to Sequence

Extensive use of overloading



Simple Example of Time Series

| | VossII | ∇ Δ | \mathbb{X} |
|--|---|-------------------|--------------|
| Fil | e Interrupt | Hel | .p |
| ; s0:: : 10 s0_1 : 10 v0: : v0 | <pre>s0 = (0 for 20 seconds >> 0> 20 duration 10 seconds >> 20> 100 duration 5 seconds >> 100 for 10 seconds >> 100> 0 duration 10 seconds)^^2 >> 0 for 20 seconds :atom et s0_flat = (atom2sequence 200 s0); flat::bv list et v0 = visualize_sequences (get_sequence_examples 40 s0_flat); :void 0;</pre> | | |



More Complex Example of TS

| File | Interrupt | Help |
|---------|---|------|
| let s1 | = | |
| | 0>30 duration 5 seconds >> | |
| | 30 for 20 seconds >> | |
| | 30>0 duration 5 seconds >> | |
| | (| |
| | (exp_decay '0 '100 '16) >> | |
| | 100 for 20 seconds >> | |
| | (exp_decay '100 '0 '16) >> | |
| | 0 for 18 seconds | |
| |) ^^3 | |
| -1+ | | |
| · lot | om s1 flat = (atom2sognorge 400 s1). | |
| al fla | si_liat = (acomzsequence 400 si); | |
| vieu | alize semiences (det semience examples 40 s1 flat). | |
| | uiine_bequences (get_bequence_examples is bi_liue); | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | \neg | |
| | ······» | |

Example of Symbolic Spec.

| | VossII | V AX |
|---|--|------|
| File | Interrupt | Help |
| cVARS ; warmu; t1::b t2::b cnt:: | "t1[8:0] t2[8:0] cnt[3:0] warmup" "('5 < t1 AND t1 < t2 AND t2 < '30 AND '0 <= cnt AND cnt <= '3)" p::bool v v bv | A |

Symbolic Spec. Characteristics

: let s2_flat = (atom2sequence 400 s2); s2_flat::bv list : time (length s2_flat); (400, "134.8") it::int#string : bdd_size s2_flat; 36579 it::int : 2**(length (depends s2_flat)); 8192 it::int

Enumerated Examples from Spec.



Test Within Specification?



Characterize a Collection of TSs.

```
: let covered = itlist (\ts. \r. r OR (test_sequence s2_flat 10 ts)) tests F;
covered::bool
: bdd_size covered;
149
it::int
: forcing covered;
[("cnt[1]_n", F)]
it::string#bool list
: cnt;
<F,cnt[1]_n,cnt[0]_n>
it::bv
```

 In other words: There are no time series in our tests that has the pattern repeated 2 or 3 times.



Why a Symbolic Spec?

- Use it as spec. to verify an implementation.
- Check if explicit test satisfies the spec.
- Characterize a collection of tests.
- Generate "interesting" tests for corner cases.
- Use it to create labels for supervised machine learning.
- Augment existing training data for supervised machine learning.



"The Good"

FI has ended up serving as:

- Property specification language
- Implementation language for FPV & FEV tools
- Scripting language for the end-user
- > Term language for theorem proving
- Modeling language for hardware
- Environment for developing symbolic algorithms
- And it is quite good at all of them!

"The Bad"

- Execution speed and memory footprint is a serious issue when dealing with large (LARGE) designs.
- Many functions have migrated into C inside VossII to provide sufficient performance
 - Correctness issue
 - Flexibility issue
- The mixture of fl and tcl/tk code for GUI is a source of much headache.
 - Visualization is a requirement, but difficult to do cleanly in functional language.

The "Ugly"

- Embedded Domain Specific Languages always end up with some quirky syntax to enable embedding in host language.
 - Fl provides a number of novel fixity and binders to minimize this, but not removing it entirely
- Type errors can be intimidating....

"The Ugly"

A missing comma yields:

| | VossII 🔻 🛆 | \propto |
|-----|---|-----------|
| Fil | le Interrupt Help | p |
| | bit_input req0 req1. | |
| | bit_output ack0 ack1. | |
| | // | |
| | CELL "draw bior arbitor" [| |
| | only0 <- reg0 '&' '~' reg1. | |
| | only1 <- req1 '&' '~' req0, | |
| | both <- req0 '&' req1 | |
| | STATE clk last [| |
| | reset '0, | |
| | only0 '0, | |
| | both '~' last | |
| | 1, | |
| | <pre>ack0 <- only0 ' ' both '&' last,</pre> | |
| | ack1 <- only1 ' ' both '&' '~' last | |
|]; | | |
| | -Infinite type | |
| Tnf | Ferred type is: | |
| | (((bit->*->(bit#* list)->pexlif)->**->***->****)#*** list)->***** | |
| but | t its usage requires it to be of type: | |

"The Ugly"

Unused (not explicitly typed) declaration makes type checker fail with very little explanation....

| | VossII | ▼ ∆ X |
|-----|--|-------------|
| Fil | le Interrupt | Help |
|),' | (3)] bit->bit->bit->bit->bit->pexlif | A |
| : 1 | et arbiter = | |
| | bit_input clk reset. | |
| | bit_input req0 req1. | |
| | bit_output ack0 ack1. | |
| | // | |
| | bit_internal only0 only1 both last. | |
| | internal foo. | |
| | CELL "draw_nier arbiter" [| |
| | oniyu <- requ '&' '~' reql, | |
| | oniyi <- reql '&' '~' requ, | |
| | DOTH <- requ '&' requ, | |
| | STATE CIK IASC [| |
| | reset ··, | |
| | $only 0 \rightarrow 0,$ | |
| | both let last | |
| | | |
| | ack0 < only0 !!! both !&! last. | |
| | ack1 <- only1 ' ' both '&' '~' last | |
| 1. | | |
| arb | piter:: [hw values(12).hw constr(34).hw mk var(17).hw size(15).hw dest | r(77) + (5) |
|),' | (3)] bit->bit->bit->bit->bit->pexlif | |
| 1 | • | |

Lessons Learned

Why is it Successful?

- Voss/fl provides a unified environment that makes it easy to build, extend, and use formal verification methods.
- There is a natural fit in the semantic model for specifications (functional)
- The performance of the interpreter is not on the critical path for most applications
- The system is easily and safely extensible by the (experienced) user.
- Voss/fl provides a major new capability!
 - The cost of "swallowing" fl is paid back by the new capabilities.

Announcement:

- VossII is (as of a week) open source (Apache 2.0)!
- See: <u>https://github.com/TeamVoss/VossII</u>
- There are prebuilt binaries for Linux if you just want to try it out. See the README on github repository for more details.
- If this presentation has made you curious, download it and do something wonderful with it
 - But please tell me what you did O

Questions

Backup Slides



Demo of Using fl for Hardware Design

```
: ENUM "four_phase" ["IDLE", "REQ", "ACK", "DONE"];
let rd protocol ifc =
```

```
clk.
bit_input
bit_input
                 start.
bit_input
                 ack.
input
                  din.
bit_output
                 req.
bit output
                 done.
output
                  dout.
four phase internal state.
bit internal
                reset.
CELL "draw hier rd ifc fsm" [
   reset <- '~' start,</pre>
   req <- is_REQ state,</pre>
   Moore FSM "ifc" clk state (reset --- IDLE) [
           IDLE --- start --- REO,
           REO --- ack --- ACK,
           ACK --- '~' ack --- DONE
    1,
   re_ff_en clk (is_REQ state '&' ack) din dout,
   done <- is DONE state
```

```
let test =
    bit input
                        clk reset do op.
                        op in.
    op input
    addr output
                        addr.
    data input
                        din.
    data output
                        dout.
    bit output
                        mem req rw.
    bit input
                        mem ack.
    11
    internal r1 r2 r top_fsm op.
                read a done read b done write done rdA req rdB req wr req.
    internal
    CELL "test" [
    re ff en clk do op op in op,
    Moore FSM "comp" clk top fsm (reset --- IDLE) [
        IDLE
               --- do op ---
                                        READ A,
        READ A --- read a done ---
                                       READ B,
        READ B --- read b done ---
                                        COMP,
        COMP
               --- default ---
                                        WRITE RES.
        WRITE RES --- write done ---
                                        IDLE
    1,
    rd protocol ifc clk (is READ A top fsm) mem ack din rdA reg read a done r1,
    rd protocol ifc clk (is READ B top fsm) mem ack din rdB reg read b done r2,
    wr protocol ifc clk (is WRITE RES top fsm) mem ack r wr req write done dout,
    mem reg <- rdA reg '|' rdB reg '|' wr reg,
    CASE addr [
        is READ A top fsm --- op-->src1,
        is READ B top fsm --- op-->src2,
        is WRITE RES top fsm --- op-->dest
        ] 'X,
    rw <- '~' wr req.
    CASE r [
        is OP ADD (op-->opcode) --- (r1 + r2),
        is OP SUB (op-->opcode) --- (r1 '-' r2)
        1 'X
```

1;





Simulation Stimuli Creation

```
: let ant =
   "clk" is clock 50
 and
   "reset" is "1" in_cycle 0 followed_by "0" for 49 cycles
 and
   "do_op" is "1" in_cycle 4 followed_by
              "1" in_cycle 30
             otherwise "0" until 50 cycles
 and
   "op_in[48:0]" is (mk_op OP_ADD '3 '0 '1) in_cycle 4 followed_by
                  (mk op OP SUB '0 '3 '1) in cycle 30
 and
   "din[7:0]" is "a[7:0]" in cycle 7 followed by
                 "b[7:0]" in cycle 12 followed by
                 "A[7:0]" in cycle 32 followed by
                 "B[7:0]" in_cycle 34
 and
   "mem ack" is "1" in cycle 7 followed by
                "1" in cycle 12 followed by
                "1" in cycle 18 followed by
                "1" in cycle 32 followed by
                "1" in cycle 34
             otherwise "0" until 50 cycles
```

Yet another DSL!

| | $\rightarrow \in$ Zoom $\leftrightarrow \square$ Show dependencies: - \square + |
|---------------------|---|
| Vector: | $\begin{bmatrix} 0 & & & & & & & & & & & & & & & & & & $ |
| c lk | |
| reset | |
| do_op | |
| op_in[48:0] | ? |
| | |
| din[7:0] | S S S |
| din[7:0] mem_ack | |

Waveform View

| 5 | | | | | | $\rightarrow \leftarrow$ Zoom \leftrightarrow | Show dependencies: - | 20 + |
|--------------|---|--------|--------|------|---|---|----------------------|------|
| Vector: | P + + + + + + + + + + + + + + + + + + + | 10 | 20 | 30 | + | 50 | 60 60 | |
| clk | | | | | | | | |
| reset | | | | | | | | |
| do_op | | | | | | | | |
| op_in[48:0] | ? | | | | | | ? | |
| din[7:0] | | S | 0x1f | | | | | 0xff |
| mem_ack | | | | | | | | |
| top_fsm[2:0] | IDLE | READ_A | READ_B | COMP | WRITE_RES | IDLE | | READ |
| addr[15:0] | | 0x0 | 0x1 | | 0x3 | | | 0x3 |
| dout[7:0] | | | | | | | | |
| mem_req | | | | | | | | |
| rw | | | | | | | | |
| | | | | | | | | |

Circuit View



FSM Behavior View



Track Information Flow

